Program: by using DSP or FPGA to produce SPWM signal to drive a half bridge or full bridge DC-AC converter. The output LC filter get signal inverse. The disadvantage of this scheme is that the SPWM control is an open loop, and it is difficult to ensure the distortion of waveform to meet the requirement of power supply and load variation. Scheme two: using the model of D class power amplifier in the inverter topology, the use of negative feedback of high frequency self excitation to generate the required PWM switch signal. This scheme is a closed loop system, which has no distortion when the power supply and load changes, and the hardware circuit is simple. Therefore this design uses the plan two.
1 SCHEME DEMONSTRATION AND COMPARISON
Comparison of DC-AC inverter:
Program: by using DSP or FPGA to produce SPWM signal to drive a half bridge or full bridge DC-AC converter. The output LC filter get signal inverse. The disadvantage of this scheme is that the SPWM control is an open loop, and it is difficult to ensure the distortion of waveform to meet the requirement of power supply and load variation. Scheme two: using the model of D class power amplifier in the inverter topology, the use of negative feedback of high frequency self excitation to generate the required PWM switch signal. This scheme is a closed loop system, which has no distortion when the power supply and load changes, and the hardware circuit is simple. Therefore this design uses the plan two.
Comparison of lock locked scheme:
Solution: with high speed A / D real-time acquisition of the sinusoidal reference signal UreF and output voltage feedback signal. Comparing the two.
Scheme 1
Using hysteresis comparison control algorithm of main control circuit generates a PWM signal, thus realize the waveform tracking. The speed requirements of single chip microcomputer and A/D are relatively high, and the system software cost is very high.
Scheme 2
Using a phase locked loop frequency locked and phase-locked function, reference will be made to signal frequency, and clock synchronization. In order to adjust clock input and output frequency and phase relationship. This scheme is realized by the hardware circuit completely, is simple and convenient, therefore this design uses the plan two.
Comparison of maximum power point tracking:
1.3.1 Scheme one The use of the classic MPPT algorithm, the output voltage of the photovoltaic array of continuous sampling, to find the point dP/dU is zero, that is, the maximum power point.
Scheme two
Using the fuzzy logic control (Logic Control Fuzzy) and other modern MPPT tracking method. The advantage of this kind of algorithm is that it can get a good control effect for the nonlinear photovoltaic power generation system, but the control method is complex and the system cost is very large.
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ABSTRACT: This design using PLL frequency multiplier, a comparator zero crossing triggering and MCU DA and the input signal with the frequency and phase and amplitude controllable sine wave, as a DC-AC inverter, the input reference signal, the DC-AC inverter, the class D amplifier self-excited feedback model, using negative feedback of the self-excited oscillation to produce SPWM wave, the realization of the output waveform of the inner loop control. Single chip real-time acquisition of the entrance voltage and current calculation, to achieve maximum power point tracking, completed the requirements of the subject. Under the rated load of 30 ohm, the measured efficiency is up to 89%, and the distortion is very low. The frequency phase can achieve the fast tracking of less than 1 second, the tracking phase difference is less than 0.9 degrees, and has the function of under voltage, over current protection and self recovery. In the actual production, we used CD4046 chip, power MOSFET irf540 price higher device, the control algorithm based on msp430f169 classic is well completed the requirements of the indicators.
Theoretical analysis and parameter calculation 1) Frequency tracking circuit design: The use of phase locked loop CD4046 can achieve the input signal frequency and synchronization [1] , input frequency 45-55Hz, after 256 times for the 11.52KHz-14.08KHz signal, the microcontroller as the system synchronization clock. DDS microcontroller with the principle of amplitude modulated sine signal, the clock as the D/A output clock, you can track the input signal phase and frequency. This sinusoidal signal to the design of the DC-AC inverter as the self closing loop input, the output voltage can be in the same frequency and the same frequency as the reference input Uref. To ensure fast lock, the need to adjust the value of R1, R2, C1 so that the central frequency of the PLL center frequency stability in 50Hz.
2) MPPT maximum power point tracking: This design uses MSP430F169 microcontroller, it has two D/A, 8 A/D, can easily achieve continuous voltage and current acquisition. Microcontroller which data calculated real-time power according to the MPPT algorithm automatically adjust, when dP/dU>0 through the input impedance of the system increased with increasing the actual input voltage U is to increase the power of, otherwise lower u, maximum power point tracking for ultimately achieve dP/dU=0.
3) Improve the efficiency of the method:
The main losses in the design of the switching power supply circuit include: the conduction resistance loss and switching loss of the field effect tube, the inductance and the capacitance of the filter circuit. Considering the cost and performance of the circuit, the circuit is selected by IRF540, the turn-on resistance is only 77 ohm, and the input junction capacitance is 1700pF. The static power dissipation of the whole bridge is P=0.308W when the load current rating is 1A. Due to the filter inductance and capacitance work at high frequency, energy storage release energy, and hence the inductance to minimize resistance, and retain 1 mm magnet gap to prevent saturation, capacitors are selected equivalent series resistance small ESR of the high-frequency low resistance type, to reduce on the capacitance of power loss. The inductance coil used in the work is a plurality of winding wires and winding to reduce the loss caused by the skin effect of the high frequency wire, and the magnetic core of the ferrite material is used to reduce the magnetic hysteresis loss. Capacitors are used for polypropylene capacitors, it has better high frequency characteristics, stability and smaller losses. 4) Filter parameters design: Filter inductor using diameter 36mm magnetic pot, plus 1 mm magnet gap, with 0.4mm paint package line 5 shares and around 20 turns, the measured inductance is about 200uH; in order to reduce pass with attenuation and take cutoff frequency 5KHz. Baibai times the fundamental frequency, C=4.7uF. In order to further reduce the sine wave harmonic component, the 60uH iron powder loop inductance and 0.68uF capacitor were used for two times, and the final result was quite satisfactory. The DC-AC inverter is constituted by the principle of self oscillating class D power amplifier, using negative feedback high frequency self-excited [2] , resulting in weak amplitude high frequency oscillations superimposed on power frequency signal, after comparator produced high-frequency SPWM switching signal through the floating gate drive driven MOS tube half bridge. Due to the negative feedback in the power frequency is stable, so output signal magnification by R2 and R4 pressure than the decision, and self oscillation frequency (SPWM) by fine-tuning the compensation network of resistance and capacitance value to adjust, actually considering loss and filter circuit design, selected frequency about is about 28kHz to ensure output voltage within the range of the power supply of HVDC, enlarge the proportion coefficient is 12.
CIRCUIT AND PROGRAM DESIGN

DC-AC circuit:
The inverter itself is closed loop, the whole circuit uses only a comparator, can automatically adjust the SPWM duty cycle, so that the input and output voltage is proportional to the relationship.
In this design, so that two of the self oscillation inverter constitute a balance bridge type (balanced transformer less DC-AC converter, inverter on LM393 comparator, with driving irf540 power NMOS with dead zone IR21094 floating gate drive, obtained the high efficiency and extremely low distortion. Current I in the sampling resistor voltage after lm358 amplification 10 times and the reference voltage comparison, more than the output low level, C7 through the diode discharges rapidly, #SD signal is pulled low, floating gate drive output is off [3] , to the monolithic integrated circuit alarm. At the same time I becomes small, the op amp 1 foot high output level, + 5V after charging to the C7 R17, after a period of time reached floating gate drive high electrical Menge limit, again open field effect tube. This can ensure that the flow quickly turn off the output, off after a period of time to test, after the failure of the elimination of automatic recovery.
Over current protection and self recovery circuit
Under pressure alarm indication, real-time display of the current entrance Ud under pressure MPPT algorithm will automatically make the output to zero, the minimum power. SCM real-time acquisition of Ud voltage in the liquid crystal display, less than 25V when the alarm.
The control circuit and the control program at the entrance of the power supply 470K:20K metal film resistor divided into pressure to the appropriate voltage sampling voltage, current is sampled by 40 milli ohms resistor high-end after isolated differential amplifier HCPL7800 amplified again by the instrumentation amplifier AD620 conversion into single ended voltage, gave a / D sampling, which HCPL7800 and AD620 with 48 times the gain, the voltage amplifier to 2V or so to ensure sampling current with sufficient accuracy.
Maximum work rate is dP/dU=d (UI) /dU+IdU/dU=0 can UdI=-IdU, the I=UdI=U (I (K + 1) -I (k)), the U=-IdU=I (U (k) -U (K + 1)), when the I = delta u think up to the point of maximum power. table and the number of voltage table. 2. Frequency and phase tracking function: according to table change the input signal UreF from 45Hz to 55Hz step into, from the oscilloscope to observe the frequency tracking speed and the output voltage frequency, and phase difference between the two recorded in Table . 3. Efficiency: Rated R R_s=R_l=30 R_s=R_l=30  Europe and record voltage table. The current table  show This design uses less components, lower cost simulation program to achieve frequency phase tracking, DC-AC inverter, under voltage, over With the functions of self recovery and protection, the design of the analog circuit, such as frequency phase tracking, waveform distortion, conversion efficiency and so on.
Face is far more than the index requirements, and greatly ease the digital part of the logical burden. Design of the selected devices are quite.
High performance to price ratio, such as MSP430F169 microcontroller, IRF540 power tube, IR21094 floating gate driver, compared to the traditional DSP PV inverter scheme, this work is more economical and practical.
